

FIG. 1  
(PRIOR ART)




FIG. 2  
(PRIOR ART)

FIG. 1




FIG. 3

FIG. 3




FIG. 4




FIG. 5

SWITCH FABRIC	APPLICATION TYPE	INGRESS APPL TYPE	EGRESS APPL TYPE
CELL	ATM => ATM	0	8
	ATM => MPLS PACKET	1	9
	MPLS PACKET => ATM	2	10
	MPLS PACKET => MPLS PACKET	3	11
PACKET	ATM => PACKET	4	14
	PACKET => ATM	6	12
	AAL5 => PACKET	5	14
	PACKET => AAL5	6	13
	PACKET => PACKET	6	14

APPLICATION TYPES

FIG. 6




FIG. 7




FIG. 8






FIG. 9




FIG. 11





FIG. 12



INGRESS MODE

FIG. 13

PORT TABLE IN LOOKUP BLOCK

64 LOGICAL INPUT PORTS

1		10000	0
45		10000	0

INPUT PORT NUMBER

NUMBER OF BYTES OF SWITCH HEADER (USED BY EGRESS)

TRAFFIC TYPE (USED BY INGRESS)

FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 20




FIG. 21




FIG. 22




FIG. 23

**09671**

FIG. 16

**0967-1**

FIG. 17

[illegible]

**BOOK REVIEW**

**BOOK REVIEW**

**BOOK REVIEW**

**BOOK REVIEW**

[illegible]

PORT CALENDAR IN REASSEMBLY BLOCK





FIG. 24


64 BITS



PORT EMPTY REGISTER


FIG. 25

64 BITS



PORT FULL REGISTER

FIG. 26

INGRESS MODE  
FIG. 27

12/45




FIG. 28




FIG. 29

LOOKUP BLOCK LOCATES AZANDA HEADER, DETERMINES APPLICATION TYPE







FIG. 31



EGRESS MODE  
FIG. 30

FIG. 28

13/45



64-BYTE CHUNKS FROM REASSEMBLY TO SPI-4




FIG. 34




FIG. 35

56-BYTE CHUNK FROM REASSEMBLY BLOCK




FIG. 36

ATM CELL AS OUTPUT FROM SPI-4 INTERFACE




FIG. 37

FIG. 34





FIG. 38




FLOW #1

INGRESS APPLICATION TYPE 5

FIG. 39


16/45



FLOW #2

INGRESS APPLICATION TYPE 6

FIG. 40




FLOW #1

EGRESS APPLICATION TYPE 14

FIG. 41


17/45




FLOW #2  
EGRESS APPLICATION TYPE 13

FIG. 42

18/45




## INGRESS APPLICATION TYPE 1




## EGRESS APPLICATION TYPE 9

FIG. 43



INGRESS APPLICATION TYPE 2



EGRESS APPLICATION TYPE 10

FIG. 44





FIG. 45


MPLS PACKET  
(ATM CELL  
ENCAPSULATED)

SWITCH PACKET (ATM  
CELL ENCAPSULATED)



### INGRESS APPLICATION TYPE 6


SWITCH PACKET (ATM  
CELL ENCAPSULATED)



### EGRESS APPLICATION TYPE 12 (ATM DE-ENCAPSULATION)

FIG. 46

22/45



EGRESS APPLICATION TYPE 14

FIG. 47

23/45




FIG. 48






FIG. 49



PACKET QUEUE  
FIG. 50



PACKET QUEUE  
FIG. 51




FIG. 52

FIG. 49





FIG. 53


FIG. 53

FIG. 54




INCOMING SPI-4 INTERFACE BLOCK

FIG. 54



INPUT CONTROL BLOCK

FIG. 55



OUTPUT CONTROL BLOCK

FIG. 56




FIG. 58

FIG. 58  
MEMORY  
MANAGER  
BLOCK





FIG. 58A






FIG. 58B

FIG. 59




FIG. 59 REASSEMBLY BLOCK

FIG. 59A




FIG. 59B




FIG. 59C




FIG. 59C

FIG. 59D






FIG. 59D




REASSEMBLY TYPE 1  
(INGRESS APPLICATION TYPE 0)

FIG. 60A




REASSEMBLY TYPE 1  
(INGRESS APPLICATION TYPE 1)

FIG. 60B



REASSEMBLY TYPE 1  
(INGRESS APPLICATION TYPE 3)

FIG. 60C



REASSEMBLY TYPE 2  
(INGRESS APPLICATION TYPE 4)

FIG. 60D

FIG. 60C




FIG. 60E






FIG. 60F

FOR ATTENTION



REASSEMBLY TYPE 5  
(EGRESS APPLICATION TYPES 8 AND 12)


FIG. 60G



REASSEMBLY TYPE 6  
(EGRESS APPLICATION TYPE 9)


FIG. 60H

09976917-10101



REASSEMBLY TYPE 7  
(INGRESS APPLICATION TYPES 10 AND 13)

FIG. 60I



REASSEMBLY TYPE 8  
(INGRESS APPLICATION TYPES 11 AND 14)

FIG. 60J

09976212.10101

FIG. 61





FIG. 61 OUTGOING SPI-4 INTERFACE BLOCK



OUTGOING SPI-4 INTERFACE BLOCK

FIG. 61A




FIG. 61B OUTGOING SPI-4 INTERFACE BLOCK




FIG. 62 CPU INTERFACE BLOCK